SCHEME OF COURSE WORK

Course Details:

Course Title	: DIGITAL DESIGN THROUGH HDL								
Course Code	: 13EC2203	L	Т	Р	С	:4	0	0	3
Program:	: M.Tech.								
Specialization:	: VLSI Design and Embedded Systems								
Semester	:I								
Prerequisites	quisites :STLD								
Courses to which it is a prerequisite :									

Course Outcomes (COs):

1	Distinguish dataflow, behavioral and structural design elements inVHDL.
2	Outline the basic concepts of Verilog language.
3	Classify gate level modeling and dataflow level modeling.
4	Distinguish behavioral level modeling and switch level modeling.
5	Design Finite state machines and comprehend concepts of functions, tasks, and user defined
	primitives.

Course Outcome Versus Program Outcomes:

COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11
CO-1	S	S		S	S				Μ		
CO-2	S	S		S	S				Μ		
CO-3	S	S		S	S				Μ		
CO-4	S	S		S	S				Μ		
CO-5	S	S		S	S				М		

S - Strongly correlated, M - Moderately correlated, Blank - No correlation

Assessment Methods: Assignment / Quiz / Seminar / Case Study / Mid-Test / End Exam

Teaching-Learning and Evaluation

Week	TOPIC / CONTENTS	Course Outcomes	Sample questions	TEACHING- LEARNING STRATEGY	Assessment Method & Schedule
1	Combinational and Sequential Logic Design Using VHDL: Data flow design elements, behavioral design elements, Structural design elements, simulation and synthesis	CO-1	1.Design the logic circuit and write a data-flow style VHDL program for the following function? $F(X) = \sum A,B,C,D (3, 5, 6, 7, 10, 13, 14) + d (1, 2, 4, 15)$ 2. Explain the three modeling styles in VHDL with an example.	 Lecture Discussion Programming 	Mid1/Assignm ent 1
2	Combinational and Sequential Logic	CO-1	1. Design a 32 to 1 multiplexer	 Lecture 	Mid1/Assignm
	Design Using VHDL: decoders, multiplexers, comparators, ALUs		using four 74×151 multiplexers and 74X139	DiscussionProgramming	ent 1

			decoder. Write a VHDL		
			program for the same in		
			structural modeling style.		
			2. Design an 8-bit comparator		
			using 74x85 ICs		
3	Combinational and Sequential Logic	CO-1	1. Write a VHDL program for a	 Lecture 	Mid1/Assignm
	Design Using VHDL: Latches and		4-bit serial in parallel out right	 Discussion 	ent 1
	flip-flops, counters, shift registers.		shift register .	Programming	
			-		
4	Introduction to Verilog: Verilog as	CO-2	1.Briefly describe the basic	Lecture	Mid1/Assignm
	HDL, Levels of Design Description,		modeling styles supported by	 Discussion Dreamaning 	ent 1
	Concurrency, Simulation and		Verilog HDL .		
	Synthesis, Functional Verification,		2. Define and explain the		
	System Tasks, Programming Language		following terms relevant to		
	Interface (PLI), Module, Simulation		Verilog HDL.		
	and Synthesis Tools		1. Module 2. Test bench		
5	Introduction to Verilog: Test	CO-2	1.Explain about following	Lecture	Mid1/Assignm
	Benches. Language Constructs and		Language constructs and	Discussion	ent 1
	Conventions: Introduction, Keywords,		conventions in Verilog.	Programming	
	Identifiers, White Space Characters,		1.Identifiers 2.Numbers		
	Comments, Numbers, Strings, Logic		3 Strengths 4 Data types		
	Values, Strengths, Data Types, Scalars		5 Comments		
	and Vectors, Parameters, Memory,		5.comments		
	Operators.		2. What are the various data		
			types available in Verilog HDL.		
			Explain them with necessary		
			syntax and suitable example.		
6	Introduction to Verilog: System	CO-2	1. Explain about System Tasks	Lecture	Mid1/Assignm
	Tasks, Functions, and Compiler		in Verilog HDL	 Discussion Discussion 	ent 1
	Directives: Parameters, Path Delays,		2. Write about standard		
	Module Parameters, System Tasks and		compiler directives used in		
	Functions, File-Based Tasks and		Verilog HDL		
	Functions, Compiler Directives,				
	Hierarchical Access, General				
	Observations.				
7	GATE LEVEL MODELING:	CO-3	1. Implement the gate level	• Lecture	Mid1/Assignm
	Introduction, AND Gate Primitive,		description of a 2 to 4 decoder	 Discussion Discussion 	ent 1
	Module Structure, Other Gate		circuit with relevant logic		
	Primitives, Illustrative Examples		diagram and Verilog HDL		
			source code.		
			2. Implement gate level		
			description of a 4 to 1		
			multiplexer circuit with		
			relevant logic diagram and		
			Verilog HDL source code.		
8	GATE LEVEL MODELING: Tri-	CO-3	1. Implement the gate level		Mid1/Assignm
	State Gates, Array of Instances of		description of a JK Flip flop	 Discussion Programming 	ent 1
	Primitives, Additional Examples,				
	Design of Flip-flops with Gate				
	Primitives				
9	Mid-Test 1	CO-1 , CO2,CO-3			

10	GATE LEVEL MODELING: Delays, Strengths and Contention Resolution, Net Types, Design of Basic Circuits. DATA FLOW LEVEL MODELING: Introduction, Continuous Assignment Structures	CO-3	1. Describe the following relevant to gate level modeling with necessary syntax and example.1. Gate delays 2. Strengths and contention Resolution	 Lecture Discussion Programming 	Mid2 /Assignment 2
11	MODELING: Delays and Continuous Assignments, Assignment to Vectors, Operators.	0-3	 Describe the continuous assignment feature of Verilog HDL with suitable example. Write a Dataflow level description for a BCD adder 	 Discussion Programming 	/Assignment 2
12	BEHAVIORAL MODELING: Introduction, Operations and Assignments, Functional Bifurcation, <i>Initial</i> Construct, <i>Always</i> Construct, Examples	CO-4	1. Implement the behavioral level description of a JK Flip flop circuit using an always statement and draw the synthesized circuit.	 Lecture Discussion Programming 	Mid2 /Assignment 2
13	BEHAVIORAL MODELING: Assignments with Delays, <i>Wait</i> construct, Multiple Always Blocks, Designs at Behavioral Level, Blocking and Non-blocking Assignments, The case statement, Simulation Flow. If and if-else constructs	CO-4	 Write a behavioral level description of 4-bit up/down counter. Write a Verilog HDL source code for clocked RS flip flop and draw the relevant synthesized circuit along with simulation results. 	 Lecture Discussion Programming 	Mid2 /Assignment 2
14	BEHAVIORAL MODELING: assign-deassign construct, repeat construct, for loop, the disable construct, whileloop, forever loop, parallel blocks, force-release construct, Event.	CO-4	 Explain different Loop statements with necessary syntax and relevant example. Write about the following statements with exam (i)If statement (ii)Case statement (iii)Loop statement 	 Lecture Discussion Programming 	Mid2 /Assignment 2
15	SWITCH LEVEL MODELING: Introduction, Basic Transistor Switches, CMOS Switch, Bi- directional Gates, Time Delays with Switch Primitives, Instantiations with Strengths and Delays, Strength Contention with Trireg Nets.	CO-4	 What are the various switch level primitives and give their instantiations .Draw the basic CMOS inverter circuit and write its Verilog HDL source code. Write a switch level description for a 2 input NMOS NOR gate with active pull up load. 	 Lecture Discussion Programming 	Mid2 /Assignment 2
16	Functions, Tasks and User-Defined Primitives: Introduction, Function, recursive functions, Tasks, User- Defined Primitives (UDP)- combinational UDPs, sequential UDPs	CO-5	1.Define User defined primitives with syntax. Explain the difference between combinational and sequential UDP s with examples.	 Lecture Discussion Programming 	Mid2 /Assignment 2
17	FSM DESIGN: Moore and Mealy Machines.	CO-5	1. Draw the state diagram and state Machine chart for the synchronous circuit having following description:(i) The circuit has control input C,clock and outputs a,b,c.(ii)If C=1,on	 Lecture Discussion Programming 	Mid2 /Assignment 2

			every positive edge of the clock the output changes in the sequence: $000 \rightarrow 001 \rightarrow 011 \rightarrow 11$ $1 \rightarrow 000$ and repeats.(iii)If C=0,the circuit holds in the present state i.e in the same state	
18	Mid-Test 2	CO-3,CO-4,CO5		
19/20	END EXAM			