## **SCHEME OF COURSE WORK**

Course Title	: CPLD AND FPGA ARCHITECTURE AND APPLICATIONS						
Course Code	: 13EC2205 LTPC 4003						
Program:	:M.Tech						
Specialization:	: VLSI Design and Embedded systems						
Semester	:I						
Prerequisites	: Verilog/VHDL						
Courses to which i							

## **Course Outcomes (Cos):**

1	Acquire Knowledge about various architectures and device technologies of PLD's
2	Comprehend FPGA Architectures
3	Describe FSM and different FSM techniques like petrinets & different case studies
4	Comprehends FSM Architectures and their applications.
5	Analyze System level Design and their application for Combinational and Sequential
	Circuits.

## **Course Outcomes versus Program Outcomes:**

COs	<b>PO1</b>	PO2	<b>PO3</b>	<b>PO4</b>	<b>PO5</b>	<b>PO6</b>	<b>PO7</b>	<b>PO8</b>	<b>PO9</b>	PO10	PO11	<b>PO12</b>
CO1				М					Μ			М
CO2			М	М					М	М		М
CO3				М					М			М
CO4			М	М					М			S
CO5	Μ		Μ	S						М		S

S - Strongly correlated, M - Moderately correlated, Blank - No correlation

Assessment Methods: Assignment / Quiz / Seminar / Case Study / Mid-Test / End Exam							
Week	Topic /Contents	Course Outcomes	Sample questions	Teaching- Learning Strategy	Assessment Method & Schedule		
1	ROM, PLA, PAL, PLD, PGA – Features, programming and applications using complex programmable logic devices	CO1	<ol> <li>differentiate PAL and PLA strustures</li> <li>Realize nMOS switch</li> <li>Realize the following nMOS PLA function</li> <li>F0= ∑ m(0,1,4,6)</li> </ol>	Lecture	Assignment I/Quiz-I/Mid-I		
2	Altera series – Max 5000/7000 series and Altera FLEX logic – 10000 series CPLD, AMD's – CPLD (Mach 1 to 5)	CO1	1.Draw CPLB structure of Altera Max 7000 2.What Is fan-in issue and how to minimize with an example	Lecture/ Discussion	Assignment I/Quiz-I/Mid-I		
3	Cypres FLASH 370 Device Technology, Lattice LSI's Architectures – 3000 Series – Speed Performance and in system programmability.	CO1	<ol> <li>1.Explain the Features of Cypress Logic Block</li> <li>2. Give Architecture of LSI 3000 series</li> </ol>	Lecture/ Discussion	Assignment I/Quiz-I/Mid-I		
4	Field Programmable Gate Arrays – Logic blocks, routing architecture, Design flow, Technology Mapping for FPGAs	CO2	<ol> <li>How to solve fan-in problem</li> <li>explain segmented channel with an example</li> </ol>	Lecture/ Discussion	Assignment I/Quiz-I/Mid-I		
5	Xilinx XC4000 & ALTERA's FLEX 8000/10000 FPGAs: AT & T – ORCA's (Optimized Reconfigurable Cell Array):	CO2	<ol> <li>1.Explain the Features of AT&amp;T ORCA FPGA</li> <li>2. Give Architecture of Xilinx 4000 FPGA</li> </ol>	Lecture/ Discussion	Assignment I/Quiz-I/Mid-I		
6	ACTEL's – ACT-1, 2,	CO3	1Differentiate Actel		Assignment		

	3 and their speed performance.		ACT1 and 3 2. What is the advantage of Flash based FPGA's	Lecture/ Problem solving	I/Quiz-I/Mid-I
7	Top Down Design – State Transition Table, state assignments for FPGAs Derivations of state machine charges .	CO2	<ul><li>1Draw the SMT of a Multiplier</li><li>2. What is a Linked state machine. Give an Example</li></ul>	Lecture/ Problem solving	Assignment I/Quiz-I/Mid-I
8	Realization of state machine charts with a PAL	CO3	1.Realize state machine with PAL	Lecture/ Problem solving	Assignment I/Quiz-I/Mid-I
9	Mid-Test 1				
10	Alternative realization for state machine chart using microprogramming	CO3	1.Realize SM chart with Microprogramming	Lecture/ Problem solving	Assignment II/Quiz-II/Mid-II
11	Linked state machines Petrinets for state machines – basic concepts, properties	CO3	<ol> <li>What is live</li> <li>Petrinet. Give an</li> <li>example</li> <li>Explain one hot</li> <li>encoding with an</li> <li>Example</li> </ol>	Lecture/ Problem solving	Assignment II/Quiz-II/Mid-II
12	extendedpetrinets for parallel controllers.	CO3	1.What is unbounded petrinet give an example 2	Lecture/ Discussion	Assignment II/Quiz-II/Mid-II
13	Architectures centered around non-registered PLDs. State machine designs centered around shift registers.	CO4	<ul><li>1.What is Parallel in serial out shift register</li><li>2.Describe state machine design with shift registers</li></ul>	Lecture/ Discussion	Assignment II/Quiz-II/Mid-II
14	One – Hot design method. Use of ASMs in One – Hot design. Application of One – Hot method.	CO4	<ul><li>1.Explain one hot encoding with an Example</li><li>2.What is Metastability</li></ul>	Lecture/ Problem solving	Assignment II/Quiz-II/Mid-II
15	Controller, data path and functional partitions, Parallel	CO5	1.Give the Example of one to three pulse generator using PLA	Lecture/ Problem solving	Assignment II/Quiz-II/Mid-II

	adder cell		2. What are the Applications of One hot encoding Design a Parallel adder combinational circuit b.		
16	parallel adder sequential circuits, counters, multiplexers, parallel controllers.	CO5	<ul><li>1.Differentiate</li><li>between</li><li>combinational and</li><li>Sequential Circuit</li><li>2. Design a Decade</li><li>Counter</li></ul>	Lecture/ Discussion	Assignment II/Quiz-II/Mid-II
17	parallel adder sequential circuits, counters	CO5	<ol> <li>What is Data Path and Control Path</li> <li>Design a sequential circuit</li> </ol>	Lecture/ Discussion	Assignment II/Quiz-II/Mid-II
18	Mid-Test 2				
19/20	END EXAM				