# **SCHEME OF COURSE WORK**

## **Course Details:**

Course Title	: ANALOG IC DESIGN						
Course Code	: 13EC2210 L T P C :4 0 0 3						
Program:	: M.Tech.						
Specialization:	: VLSI Design and Embedded Systems						
Semester	:П						
Prerequisites	:EDC,LICA						
Courses to whic	Courses to which it is a prerequisite :						

#### **Course Outcomes (COs):**

1	Analyze small signal modeling of single stage MOSFET amplifiers with current mirrors.
2	Design two stage CMOS operational amplifiers.
3	Illustrate advanced current mirrors and comparators.
4	Outline concepts of sample& Hold circuits and switched capacitor circuits.
5	Design and analyze CMOS A/D and D/A data converters of different types.

## Course Outcome Versus Program Outcomes:

COs	<b>PO1</b>	PO2	PO3	PO4	PO5	<b>PO6</b>	<b>PO7</b>	<b>PO8</b>	<b>PO9</b>	<b>PO10</b>	PO11
CO-1	S	S		S	S				М		
CO-2	S	S		S	S				М		
CO-3	S	S		S	S				Μ		
<b>CO-4</b>	S	S		S	S				М		
CO-5	S	S		S	S				М		

S - Strongly correlated, M - Moderately correlated, Blank - No correlation

Assessment Methods: Assignment / Quiz / Seminar / Case Study / Mid-Test / End Exam

# **Teaching-Learning and Evaluation**

Week	TOPIC / CONTENTS	Course Outcome s	Sample questions	TEACHING- LEARNING STRATEGY	Assessment Method & Schedule
1	MOS MODELING AND CURRENT MIRRORS: Large Signal and Small Signal Modeling of MOSFET, Advanced MOS Modeling	CO-1	<ol> <li>Explain small signal modelling of MOS Transistor in the active region and derive the expressions for trans conductance ,Body effect Conductance and finite output impedance.</li> <li>Explain Small Signal Capacitances for an n-channel MOS transistor</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> </ul>	Mid1/Assignm ent 1
2	MOS MODELING AND CURRENT MIRRORS: Simple CMOS Current Mirror, Common Source,	CO-1	1.Draw the circuit and small signal model for simple CMOS current mirror and explain.	<ul><li>Lecture</li><li>Discussion</li></ul>	Mid1/Assignm ent 1

	Common Drain, Common Gate amplifiers		2. Derive the expressions for input resistance and gain of Common Gate Amplifier with a current mirror active load.		
3	MOS MODELING AND CURRENT MIRRORS: Source degenerated current mirrors, High Output Impedance Current Mirrors, cascade gain stage, MOS Differential pair and gain stage, frequency response.	CO-1	<ol> <li>Explain High output impedance current mirrors and derive the expressions for output impedance.</li> <li>Draw the small signal model of differential input single ended output MOS gain stage and derive gain of the amplifier.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> </ul>	Mid1/Assignm ent 1
4	<b>BASIC OPERATIONAL AMPLIFIER</b> <b>DESIGN AND COMPENSATION:</b> Two Stage CMOS Operational Amplifier, opamp gain, frequency response, slew rate, systematic offset voltage, Feedback and Operational Amplifier Compensation-linear settling time.	CO-2	<ol> <li>Draw the circuit for CMOS two- stage op-amp and derive the expression for Gain.</li> <li>Derive the expressions for Unity gain frequency and slew rate of a Two Stage Opamp.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> </ul>	Mid1/Assignm ent 1
5	<b>BASIC OPERATIONAL AMPLIFIER</b> <b>DESIGN AND COMPENSATION:</b> Test opamp compensation, compensating the two stage opamp, lead compensation, compensation independent of process and temperature.	CO-2	<ol> <li>Draw the small signal model of two stage opamp and discuss how a two stage opamp can be compensated.</li> <li>Derive gain and linear settling time for first order model of closed loop amplifier.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> </ul>	Mid1/Assignm ent 1
6	ADVANCED CURRENT MIRRORS & COMPARATORS: Advanced Current Mirrors, Folded-Cascode Operational Amplifier, Current Mirror Operational Amplifier	CO-3	<ol> <li>Explain wide swing cascode current mirror with enhanced output impedance.</li> <li>Explain the Small Signal analysis of Folded cascode Opamp.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid1/Assignm ent 1
7	ADVANCED CURRENT MIRRORS & COMPARATORS: Linear settling time revisited, Fully Differential Operational Amplifiers.	CO-3	<ol> <li>Explain fully differential folded cascode opamp.</li> <li>Discuss how to generate 3db frequency of a closed loop amplifier.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid1/Assignm ent 1
8	ADVANCED CURRENT MIRRORS & COMPARATORS: Common Mode Feedback Circuits, Current Feedback Operational Amplifier.	CO-3	<ol> <li>Draw the circuit and explain modified Common mode feedback circuit.</li> <li>Explain current feedback opamp using Wilson current mirror.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid1/Assignm ent 1
9	Mid-Test 1	CO-1 , CO2,CO-3			
10	ADVANCED CURRENT MIRRORS & COMPARATORS: Comparators: using an opamp for a comparator, Charge Injection Error, Latched Comparators, CMOS and Bi CMOS Comparators.	CO-3	<ol> <li>Discuss the architecture of latched comparator.</li> <li>Explain the typical architecture of a high speed comparator.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
11	SAMPLE AND HOLD & SWITCHED CAPACITOR CIRCUITS: Sample & Hold Circuits: Performance of Sample & Hold Circuit, MOS Sample and Hold Circuits.	CO-4	<ol> <li>Discuss the test setup for characterizing a sample and hold using a beat test.</li> <li>Discuss an open loop sample and</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2

19/20	END EXAM				
18	Mid-Test 2	CO-3,CO- 4,CO5			
17	NYQUIST RATE D/A &A/D CONVERTERS: Nyquist rate A/D converters: Integrating, Successive Approximation, Cyclic, Flash Type, Two Step, Interpolating, Folding, Pipelined A/D Converters.	CO-5	<ol> <li>Draw the schematic for MOS successive approximation type ADC and explain its working.</li> <li>Draw the schematic of 3bit Flash A/D converter and discuss the design issues.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
16	NYQUIST RATE D/A &A/D CONVERTERS: Nyquist rate D/A converters: Decoders Based Converters, Binary Scaled Converters, Thermometer- code converters, Hybrid Converters.	CO-5	<ol> <li>Design a 4-bit R-2R based D/A converter and derive the expression for output voltage.</li> <li>Explain the operation of 15 bit resistor capacitor hybrid data converters</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
15	NYQUIST RATE D/A &A/D CONVERTERS: Introduction to ideal data converters, Quantization Noise, Performance Limitations	CO-5	<ol> <li>Explain the term Quantization noise .Derive the RMS value of the noise signal, V<sub>Q(rms)</sub> for a ramp signal.</li> <li>Explain ideal A/D Converter and draw input-output transfer curve for a2-bit A/D converter.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
14	SAMPLE AND HOLD &SWITCHED CAPACITOR CIRCUITS: Switched CapacitorGain Circuit, Correlated Double Sampling Techniques. Other Switched Capacitor Circuits.	CO-4	<ol> <li>Explain Resettable Switched Capacitor Gain circuit and derive the expression for output voltage.</li> <li>Discuss other type of switched capacitor circuits useful for non linear applications.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
13	SAMPLE AND HOLD &SWITCHED CAPACITOR CIRCUITS: Switched Capacitor Circuits: Basic Operation and Analysis, First Order and Biquard Filters, Charge Injection	CO-4	<ol> <li>Explain a High-Q Switched</li> <li>Capacitor Biquad Filter and derive transfer function</li> <li>Draw the diagram of parasitic sensitive integrator and derive the expression for transfer function.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
12	SAMPLE AND HOLD & SWITCHED CAPACITOR CIRCUITS: CMOS, BiCMOS Sample and Hold Circuits.	CO-4	<ol> <li>Cancellation</li> <li>Explain a bipolar track and hold based on diode bridge.</li> <li>Discuss a simple non inverting sample and hold circuit with clock feed through cancellation.</li> </ol>	<ul> <li>Lecture</li> <li>Discussion</li> <li>PPT</li> </ul>	Mid2 /Assignment 2
			hold realization using transmission gates for clock feed through cancellation		